A Simulation Study of Relationships between Delay Jitter and Properties of a Switching Network

نویسندگان

  • Yunkai Zhou
  • Harish Sethu
چکیده

Delay jitter is one of the most important Quality-ofService (QoS) parameters in the transmission of real-time multimedia traffic over networks. While delay jitter has been extensively studied in relation to various scheduling and routing algorithms, it has rarely been studied in relation to the properties of the network topology and the internal architecture of switching elements. The relationships between delay jitter and various attributes of the network are important in best-effort networks such as the Internet as well as in networks that allow negotiation of QoS parameters, such as in ATM networks. In this paper, we present a brief simulation study of this relationship, focusing on the number of stages, the size of the switching elements and the buffering strategies within the switching elements. Our results on the number of stages and the size of switching elements are relevant to switch-based multistage networks such as in ATM networks and many networked multimedia systems. Our results on buffering strategies are relevant to all networks that use switches or routers with output queuing, such as ATM networks and the Internet. Our results show that the number of stages or the number of hops has the dominant impact on the delay jitter in a multimedia stream, as compared to other aspects of the network such as the buffering strategy within the switching elements.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Dual Phase Detector Based Delay Locked Loop for High Speed Applications

In this paper a new architecture for delay locked loops will be presented.  One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...

متن کامل

Investigation and simulation of the effect of Substrate Doping on the Switching Delay of 22nm Double-Insulating UTBB SOI MOSFET

In this paper, for the first time, the effect of the substrate doping of 22nm double-insulating UTBB silicon-on-insulator device on the switching performance and turn-on delay of the transistor is investigated. In UTBB devices, the substrate voltage is varied from positive to zero then negative voltages to trade-off transistor speed against the leakage current. Various circuit design procedures...

متن کامل

Delay Jitter Control for Real-Time Communication in a Packet Switching Network

A real-time channel is a simplex connection between two nodes characterized by parameters representing the performance requirements of the client. These parameters may include a bound on the minimum connection bandwidth, a bound on the maximum packet delay, and a bound on the maximum packet loss rate. Such a connection may be established in a packet-switching environment by means of the schemes...

متن کامل

An Inter-arrival Delay Jitter Model using Multi-Structure Network Delay Characteristics for Packet Networks

Data traversing packet networks experience varying delays, resulting in inter-arrival jitter. This can result in degraded performance in real-time multimedia communications applications if the jitter delays are large or unaccounted for in the receiver application. This paper examines modeling and simulation of network jitter delay for real-time multimedia communications applications. We examine...

متن کامل

حلقۀ قفل تأخیر پهن باند با پمپ بار خودتنظیم و بدون مشکل عدم تطبیق

Almost all logic systems have a main clock signal in order to provide a common timing reference for all of the components in the system. Supporting the highest bandwidth data rates among devices requires advanced clock management technology such as delay-locked loops (DLLs). The DLL circuitry allows for very precise synchronization of external and internal clocks. In this paper a low jitter and...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000